

पेटेंट कार्यालय  
शासकीय जर्नल

**OFFICIAL JOURNAL  
OF  
THE PATENT OFFICE**

---

---

निर्गमन सं. 06/2022  
ISSUE NO. 06/2022

शुक्रवार  
**FRIDAY**

दिनांक: 11/02/2022  
DATE: 11/02/2022

---

---

पेटेंट कार्यालय का एक प्रकाशन  
PUBLICATION OF THE PATENT OFFICE

(54) Title of the invention : LOW POWER VIDEO STREAMING ARCHITECTURE USING JOINT FAST AND BRIEF DESCRIPTOR

(51) International classification : H04N0005630000, F16M0011100000, H04N0005445000, H02M0001420000, G06F0003048800

(86) International Application No : NA  
 Filing Date : NA

(87) International Publication No : NA

(61) Patent of Addition to Application Number : NA  
 Filing Date : NA

(62) Divisional to Application Number : NA  
 Filing Date : NA

(71) Name of Applicant :  
**1) Dr. M J C PRASAD**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**2) Dr. SHAIK, FAIROOZ**  
**3) Dr. SHANKARANAND JHA**  
**4) Dr. SIMA SAHU**  
**5) Dr. A. PRADEEP KUMAR**  
**6) Mr. N. PANDU RANGA REDDY**  
**7) Mr. A. ADINARAYANA**  
**8) Mr. Y. MURALI**  
**9) Mr. RAJASEKHAR VEERAMALLA**  
**10) Mr. B. JOHN VIJAY PRATHYUSH**  
 Name of Applicant : NA  
 Address of Applicant : NA

(72) Name of Inventor :  
**1) Dr. M J C PRASAD**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**2) Dr. SHAIK, FAIROOZ**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**3) Dr. SHANKARANAND JHA**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**4) Dr. SIMA SAHU**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**5) Dr. A. PRADEEP KUMAR**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**6) Mr. N. PANDU RANGA REDDY**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**7) Mr. A. ADINARAYANA**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**8) Mr. Y. MURALI**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**9) Mr. RAJASEKHAR VEERAMALLA**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----  
**10) Mr. B. JOHN VIJAY PRATHYUSH**  
 Address of Applicant : MALLA REDDY ENGINEERING COLLEGE(AUTONOMOUS) MAIN CAMPUS-1, MAISAMMAGUDA, DHULAPALLY, SECUNDERABAD, TELANGANA, INDIA, 500100 -----

(57) Abstract :  
 Advanced video communication requires the high speed as well as low power consumption devices. But the conventional video streaming architectures are failed to maintain this trade-off. This work presents a novel video streaming architecture using combination of features, which are generated from Feature Accelerated Segment Test (FAST) and Binary Robust Independent Elementary Feature (BRIEF) descriptors. To reduce the complexity of the BRIEF descriptor, we employ an optimized adder tree to perform summation by accumulation on streaming pixels for the smoothing operation. Since the window buffer used in existing designs for computing the BRIEF point-pairs are often poorly utilized, this work proposes an efficient sampling scheme that exploits register reuse to minimize the number of registers. All the designs are implemented and synthesized using Xilinx ISE software with verilog programming language. The simulation results show that the proposed FAST-BRIEF descriptor consumes the low power as compared to the conventional approaches.